Seminar in Chip Test and Debug

EE392T

Stanford School of Engineering


Thumbnail

Description

Seminars by industry professionals in digital IC manufacturing test and silicon debug. Topics include yield and binsplit modeling, defect types and detection, debug hardware, physical analysis, and design for test/debug circuits. Case studies of silicon failures.

Prerequisites

Basic digital IC design (271 or 371).

Thank you for your interest. The course you have selected is not open for enrollment. Please click the button below to receive an email when the course becomes available again.

Request Information